



# Notice of References Cited

Application/Control No. 09/668,320	Applicant(s)/Pate Reexamination ALPERT ET AL.		
Examiner	Art Unit		
Morella I Rosales-Hanner	2128	Page 1 of 2	

# **U.S. PATENT DOCUMENTS**

Document Number Date Name Classification				
	Country Code-Number-Kind Code	MM-YYYY	Name	Classification
A	US-6,347,393	02-2002	Alpert et al.	716/2
В	US-			
С	US-			
D	US-			
Ε	US-			
F	US-			
G	US-			
Н	US-			
1	US-			
J	US-			
К	US-			
L	US-			
М	US-			
	B C D E F G H I J K	A US-6,347,393 B US- C US- D US- E US- F US- G US- H US- I US- J US- K US- L US-	Country Code-Number-Kind Code MM-YYYY  A US-6,347,393 02-2002  B US- C US- D US- E US- F US- G US- H US- I US- J US- K US- L US-	Country Code-Number-Kind Code   MM-YYYYY   Name

# FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	Z					
	0					
	Р					
	a					
	R					
	s					
	Т					

# **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Curtis L. Ratzlaff, Satyamurthy Pullela and Lawrence T. Pillage, "Modeling the RC-Interconnect Effects in a Hierarchical Timing Analyzer", IEEE 1992 Custom Integrated Circuits Conference, Pgs 15.6.1 - 15.6.4.
	V	Andrew B. Kahng and Sudhakar Muddu, "Two-pole Analysis of Interconnection Trees", 1994 IEEE, Pgs 105 - 110. 🗆 🗆
	w	Charles J. Alpert, Anirudh Devgan and Stephen T. Quay, "Buffer Insertion with Accurate Gate and Interconnect Delay Computation", DAC '99, Pgs 479 - 484  .
	x	Charles J. Alpert, Anirudh Devgan and Stephen T. Quay, "Buffer Insertion for Noise and Delay Optimization", IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol 18, No.11, Nov 1999, Pgs 1633 - 1645

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

#### Applicant(s)/Patent Under Application/Control No. Reexamination 09/668,320 ALPERT ET AL. Notice of References Cited Art Unit **Examiner** Page 2 of 2 2128

### **U.S. PATENT DOCUMENTS**

Morella I Rosales-Hanner

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-		•	
_	Ε	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	ĸ	US-			
	L	US-			
	М	US-			

# **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

### **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U ·	Jessica Qian, Satyamurthy Pullela and Lawrence Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS Gates", IEEE transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, No.12, Dec 1994, Pgs 1526 - 1535
	v	
	w	•
	×	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.